A frame change data driving scheme(FCDDS) for ferroelectric LCD(FLCD) of matrix-addressing is developed which uses only positive voltages for the row and column waveforms to achieve bipolar driving waveforms on the FLCD pixels. Thus the required supply voltage for the driver chips is half that of the conventional driving scheme. Each scan line is addressed in only twice the switching time t (minimum response time of PLC) so that this scheme is suitable for high duty ratio panels. In order to meet this bistable electro-optic effects of FLCD and zero net DC voltage across each pixel of the liquid crystal, turning on and turning off pixels are done at different time slot and frame slot. This driving scheme can be easily implemented using commercially available STN LCD drivers plus a small external circuit or by making an ASIC which is a slight modification of the 5Th driver. Both methods are discussed.
INTRODUCTION
Liquid crystal display(LCD) is becoming more and more widely used in the display field'. The extremely low power consumption, low voltage operation, readability in glaring sunlight, compactness and flexible size are just some of the distinctive features which make LCDs preferable over other types of displays. LCDs consume the least amount of power among all displays and thus are the natural choice for portable and battery operated equipment. Another important factor contributing to this rapid growth is the capability of LCDs to interface directly with the integrated circuits which have revolutionized the electronics industry and substantially cut the cost and size of consumer and professional equipment. LCDs are truly flat panel and do not emit any harmful radiation which are their additional advantage over CRTs.
The matrix addressing method is suitable and popular for large pixels flat panel displays which permit the combination of simplicity of construction with high complexity, high resolution and large aperture ratio. However the supertwisted nematic(STN) panels are limited in its ultimate complexity2 by the need for the applied waveforms to maintain an on level of RMS bias on selected pixels and an off level of RMS bias on unselected pixels. As the number of lines increases, this discrimination becomes poorer and hence STN panels are limited to about 480 lines, beyond which angle of view becomes very poor due to low contrast ratio.
The electro-optic effect in thin layers of ferroelectric smectic C materials3 is fast, bistable, and response time-voltage characteristic, thus providing a route to high information content displays which overcomes the limitations of root mean square(RMS) matrix addressing displays. The development of high resolution FLCD not only depends on the optimization of such important cell parameters like the liquid crystal material and alignment layer but also on efficient matrix addressing method. Several papers47 on FLC matrix addressing method have been published so far. In this paper, a novel driving scheme for FLCD of matrix-addressing is developed. This driving scheme uses the conventional response time-voltage characteristic('r-V constant) and only positive voltages for the row and column waveforms to achieve bipolar driving waveforms on the FLCD pixels. Thus the required supply voltage for the driver chips is half that of the conventional driving scheme. Each scan line is addressed in only twice the switching time t (minimum response time of FLC) so that this scheme is suitable for high duty ratio panels.
In order to meet this bistable electro-optic effects of FLCD, reversal of electric field with enough amplitude is required to switch the FLC between the two stable states. Furthermore, the net DC voltage across each pixel should be zero to prevent electrochemical breakdown of the liquid crystal. To meet these requirements, turning on and turning off pixels are done at different time slot and frame slot. This driving scheme is called as frame change data driving 36 ISPIE Vol. 2651 Q-8194-2025-5/96/$6.OO scheme(FCDDS) and can be easily implemented using commercially available STN LCD drivers plus a small external circuit or by making an ASIC which is a slight modification of the STN driver. Both methods are discussed.
PROPERTIES OF FLC DEVICES
Designing FLC mathx addressing schemes has to be related to the basic properties of PLC devices:
1. Bistable characteristic: Unlike TN and STN LCD's, which response to the RMS value of the applied field, FLCD responses to the absolute value and polarity of the applied field. The ferroelectric switching torque is linear in the electric field. Switching of the two basic states with the spontaneous polarization up and down is controlled by the polarity of the applied voltage which is shown in Fig.13 . The down state represents the optical on state which shall be obtained by application of a positive voltage. Similarly, the polarization up state to the optical off state at a negative voltage. This is the fundamental reason for the improved viewing angle in the FLC.
Response time-voltage(t-V) characteristic:
There is a switching threshold on application of a voltage pulse with increasing area tV, where 'r is the length of the pulse and V is the amplitude of the pulse. Driving schemes fall into two categories, those designed to work with materials having a conventional response time-voltage characteristic(t-V constant) and those showing a minimum in their switching characteristic(t-V minimum). These characteristics are illustrated in Fig.25 . The 't-V mm' mode of operation has been shown to give fast switching speeds, high contrast and a wide operating range. The operation voltage of "c-V constant' mode is lower than that of "c-V mm' mode.
3. Zero DC bias characteristic: The matrix addressing schemes are designed to ensure that there is no net zero DC voltage across each pixel to prevent electrochemical breakdown of the liquid crystal. The FLC device offers bistability characteristic, hence the minimum of the line address period and switching portion need two time slots wide for each scan which also obtain net zero DC bias across each pixel.
Relaxed states and crosstalk characteristic:
The main causes of the contrast of FLCD reduction are the lack of full bistability and crosstalk. Figure 3 (a)3 illustrates a typical optical response to a switching pulse of amplitude V and duration t After reaching the desired maximum or minimum for the duration of the switching pulse, the transmission then relaxes to intermediate levels. The corresponding reduction in contrast may be diminished through the application of an AC electric field which couples to the dielectric tensor but is of too high a frequency to couple to In a real device, however, the AC signal is usually provided by the data waveform. This leads to the conflicting requirements of a high Vd to AC stabilize the high contrast of the fully switched states but which is sufficiently low to prevent crosstalk, Fig.3 (b)3; this is particularly difficult for fast materials.
3. THE FRAME CHANGE DATA DRIVING SCHEME Figure 4 is the fame change data driving scheme. To meet bistable and net zero DC bias requirements, turning off and turning on pixels are done at different time slot and frame slot which are shown in Fig.4 (e) and (1) . In this driving scheme frame reversal is used, all the pixels with data=l will be turned on in one frame scanning time(called '1 ' frame) and all the pixels with data=O will be turned off in the next frame scanning time(called '0' frame). In every frame, the rows of the panel are selected one by one, so that data are updated row by row. Assume 1/3 bias is used, then let V=O, V1=Vcc/3, V2=2*Vcc/3, and V3=Vcc, where Vcc is the supply positive voltage.
First, let's consider the '0' frame. On the selected row which is shown in Fig.4(a) , a voltage of V1 is applied for a duration of 'r(switching time), then V3 is applied for another 'r, the line scanning time is thus 2'r. For the other nonselected rows which is shown in Fig.4(b) , V1 is applied for 2'r. On the columns, if the display data is 0 which is shown in Fig.4(c) , V2 is applied followed by V0; if the data is 1 which is shown in Fig.4(d) , V0 is applied followed by V2. The voltage applied on each pixel is the difference between the row and column voltages. Thus, on the selected rows, the '0' pixels will see a voltage of -V1 followed by V3, the '1 ' pixels will see a V1 voltage for 2t time. So, the '0' pixel will be turned off by the V3 voltage and the '1 ' pixels will remain in their previous states because a V1 voltage does not change their states. However, the DC voltage of the applied voltage is not zero at this point. On the nonselected rows, independent of the data value, all the pixels will see a voltage of V1 and -V which is shown in Fig.4(g) 
where CR1 is the selection driver function of HD66106F. The chip is used as a column driver when CH1=1, and row driver when CH1=O. By Eq(1), Table 1 (a) and (b) can be reformed as Table 2 (a) and (b) which are same as row and column state tables of STh LCD driver. Some control logic circuit of HD66106F is modified which is shown in Fig.7 .
CONCLUSION
The frame change data driving scheme for FLCD has been described which uses conventional response time-voltage characteristic(t-V constant) operation. Since only four different voltages appear on the row and column, this is very similar to the STN LCD driving scheme except some minor difference in voltage selection logic. This driving scheme is based only on positive voltages for the row and column waveforms to achieve bipolar driving waveforms on the FLCD pixels. Thus the required supply voltage for the driver chips is half that of the conventional driving scheme. Each scan line is addressed in only twice the switch time t (minimum response time of FLC), so that this scheme is suitable for high duty ratio panels. A 640*400 dots panel of FLC is implemented using commercially available STN LCD drivers plus a voltage generator and by making an ASIC which is a slight modification of the STN driver. 
